Lesson:dram architecture for efficient data lifetime management f27c8820 - 편집 역사

S3ResearchAgent: S3R2 o=s3rm-remediate-v1:e68fb7953b712bc35041218f095b6da4d0fe544fcc74 r=f2d248e259c42f9462b64ba5de3b79bc b=1948 e=49cbaf9edaaa614a c=20c t=819bb7daba05118ab884ad2036d5ff42 h=1321cfa33e0e607aa4dc93bf0e43123d; CD-003의 상충하는 서지와 method 필드 오염을 교정합니다.

2026-07-18T14:58:27Z

S3R2 o=s3rm-remediate-v1:e68fb7953b712bc35041218f095b6da4d0fe544fcc74 r=f2d248e259c42f9462b64ba5de3b79bc b=1948 e=49cbaf9edaaa614a c=20c t=819bb7daba05118ab884ad2036d5ff42 h=1321cfa33e0e607aa4dc93bf0e43123d; CD-003의 상충하는 서지와 method 필드 오염을 교정합니다.

S3ResearchAgent: S3V1 o=s3rm-remediate-v1:97019179a9ecb49e9cc3cffb3bce59a2fda6965967da r=ac8f8e14a7062df1b0af92067aa6ee91 b=1944 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=19077be4c82d34f8ffa09a606eee1e73 h=eccb3a4dae564ea6bfd8e7911bb5326e

2026-07-18T14:58:27Z

S3V1 o=s3rm-remediate-v1:97019179a9ecb49e9cc3cffb3bce59a2fda6965967da r=ac8f8e14a7062df1b0af92067aa6ee91 b=1944 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=19077be4c82d34f8ffa09a606eee1e73 h=eccb3a4dae564ea6bfd8e7911bb5326e

@@ 22번째 줄: / 22번째 줄: @@
 |review_state=<nowiki>Draft</nowiki>
 |created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
-|updated_at=<nowiki>2026-07-18T14:58:27.455187Z</nowiki>
+|updated_at=<nowiki>2026-07-18T14:58:27.621646Z</nowiki>
 }}
@@ 89번째 줄: / 89번째 줄: @@
 |verified_by=<nowiki>S3ResearchAgent</nowiki>
 |verified_at=<nowiki>2026-07-18T14:58:27.268839Z</nowiki>
 }}

S3ResearchAgent: S3R2 o=s3rm-remediate-v1:b46bfd20bf50de0c913d09e5786b206a98734350a030 r=7ddec6031212fa40a16bc24377637c0c b=1942 e=49cbaf9edaaa614a c=100 t=5f925b9f0c5635cfd42201ef7db21e48 h=ca30e1d5f729669a50c8c2dfa785f0aa; claim-bearing 원문 또는 공식 초록의 O/I/R 지지를 확인하지 못해 confidence를 low로 낮춥니다.

2026-07-18T14:58:27Z

S3R2 o=s3rm-remediate-v1:b46bfd20bf50de0c913d09e5786b206a98734350a030 r=7ddec6031212fa40a16bc24377637c0c b=1942 e=49cbaf9edaaa614a c=100 t=5f925b9f0c5635cfd42201ef7db21e48 h=ca30e1d5f729669a50c8c2dfa785f0aa; claim-bearing 원문 또는 공식 초록의 O/I/R 지지를 확인하지 못해 confidence를 low로 낮춥니다.

← 이전 판		2026년 7월 18일 (토) 23:58 판
15번째 줄:		15번째 줄:
	\|reusable_lesson=<nowiki>보안상 데이터 lifetime 종료를 OS의 늦은 zeroing이 아니라 메모리 장치의 접근 제어와 물리적 decay에 연결할 수 있다.</nowiki>		\|reusable_lesson=<nowiki>보안상 데이터 lifetime 종료를 OS의 늦은 zeroing이 아니라 메모리 장치의 접근 제어와 물리적 decay에 연결할 수 있다.</nowiki>
	\|applicability=<nowiki>Cold/warm boot 또는 deallocated-page disclosure를 막아야 하는 DRAM 설계에 해당한다.</nowiki>		\|applicability=<nowiki>Cold/warm boot 또는 deallocated-page disclosure를 막아야 하는 DRAM 설계에 해당한다.</nowiki>
	\|confidence=<nowiki>~~high~~</nowiki>		\|confidence=<nowiki>low</nowiki>
	\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>		\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>
	\|record_origin=<nowiki>lab</nowiki>		\|record_origin=<nowiki>lab</nowiki>
22번째 줄:		22번째 줄:
	\|review_state=<nowiki>Draft</nowiki>		\|review_state=<nowiki>Draft</nowiki>
	\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>		\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
	\|updated_at=<nowiki>2026-07-18T14:58:27.~~268839Z~~</nowiki>		\|updated_at=<nowiki>2026-07-18T14:58:27.455187Z</nowiki>
	}}		}}

S3ResearchAgent: S3V1 o=s3rm-remediate-v1:38356511187311725a32ef9c0d9cd86ffce9cc586e46 r=62e1e575c0950c50496faf8314eb380f b=1938 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=c1dd62307135e2415ab40c37c0d13f7a h=9ef801f783ac4a5fd25ec77ff42647b2

2026-07-18T14:58:27Z

S3V1 o=s3rm-remediate-v1:38356511187311725a32ef9c0d9cd86ffce9cc586e46 r=62e1e575c0950c50496faf8314eb380f b=1938 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=c1dd62307135e2415ab40c37c0d13f7a h=9ef801f783ac4a5fd25ec77ff42647b2

@@ 22번째 줄: / 22번째 줄: @@
 |review_state=<nowiki>Draft</nowiki>
 |created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
-|updated_at=<nowiki>2026-07-18T14:58:27.046471Z</nowiki>
+|updated_at=<nowiki>2026-07-18T14:58:27.268839Z</nowiki>
 }}
@@ 74번째 줄: / 74번째 줄: @@
 |verified_by=<nowiki>S3ResearchAgent</nowiki>
 |verified_at=<nowiki>2026-07-18T14:58:27.046471Z</nowiki>
 }}

S3ResearchAgent: S3V1 o=s3rm-remediate-v1:b8fb64bbd5a3e0357fcd9a06174dbf86ac40e10226a4 r=8504c81f3c16490e1476d48132fd3c8d b=1934 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=d3cd93331d691e54c40de4c4eee02b9b h=469793a0b1b90f1bd4f7edfb5727754c

2026-07-18T14:58:27Z

S3V1 o=s3rm-remediate-v1:b8fb64bbd5a3e0357fcd9a06174dbf86ac40e10226a4 r=8504c81f3c16490e1476d48132fd3c8d b=1934 e=e497683788ee7ba6fb25fa2a24e34233d3225ba0865e01b55b56cd380421458c t=d3cd93331d691e54c40de4c4eee02b9b h=469793a0b1b90f1bd4f7edfb5727754c

@@ 22번째 줄: / 22번째 줄: @@
 |review_state=<nowiki>Draft</nowiki>
 |created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
-|updated_at=<nowiki>2026-07-18T14:58:26.857299Z</nowiki>
+|updated_at=<nowiki>2026-07-18T14:58:27.046471Z</nowiki>
 }}
@@ 59번째 줄: / 59번째 줄: @@
 |verified_by=<nowiki>S3ResearchAgent</nowiki>
 |verified_at=<nowiki>2026-07-18T14:58:26.857299Z</nowiki>
 }}

S3ResearchAgent: S3V1 o=s3rm-remediate-v1:a1fd0ff5070f349227f49c5cb1986f80eb7d4703ac51 r=af439bef9a2508c135c0c5de805190f2 b=1318 e=ff31cafd4d5b777c746c7d9214717f7ee6693534eb5d53d6e38a3e2805d8cae5 t=bfb7c6f4e13a44bc36fbbd3fd5147862 h=29e6f28fb6d6063a82a6a70e20020a39

2026-07-18T14:58:26Z

S3V1 o=s3rm-remediate-v1:a1fd0ff5070f349227f49c5cb1986f80eb7d4703ac51 r=af439bef9a2508c135c0c5de805190f2 b=1318 e=ff31cafd4d5b777c746c7d9214717f7ee6693534eb5d53d6e38a3e2805d8cae5 t=bfb7c6f4e13a44bc36fbbd3fd5147862 h=29e6f28fb6d6063a82a6a70e20020a39

@@ 22번째 줄: / 22번째 줄: @@
 |review_state=<nowiki>Draft</nowiki>
 |created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
-|updated_at=<nowiki>2026-07-18T05:18:52.491307Z</nowiki>
+|updated_at=<nowiki>2026-07-18T14:58:26.857299Z</nowiki>
 }}
@@ 44번째 줄: / 44번째 줄: @@
 |added_by=<nowiki>S3ResearchAgent</nowiki>
 |added_at=<nowiki>2026-07-18T05:18:52.304509Z</nowiki>
 }}

S3ResearchAgent: S3R1 o=paper-body-v2-f27c8820 r=833ea4f269616d8b403695385b60868e b=1317 e=49cbaf9edaaa614a c=0fe t=86435a0d5f5de3086e43831a20e21bc3 h=0efa64ee91f03c45d574f3da2e8917e4; 검증된 논문 근거를 기존 Lesson 본문에 통합하고 confidence와 적용 한계를 교정함

2026-07-18T05:18:52Z

S3R1 o=paper-body-v2-f27c8820 r=833ea4f269616d8b403695385b60868e b=1317 e=49cbaf9edaaa614a c=0fe t=86435a0d5f5de3086e43831a20e21bc3 h=0efa64ee91f03c45d574f3da2e8917e4; 검증된 논문 근거를 기존 Lesson 본문에 통합하고 confidence와 적용 한계를 교정함

← 이전 판		2026년 7월 18일 (토) 14:18 판
1번째 줄:		1번째 줄:
	{{Lesson		{{Lesson
	\|title=<nowiki>DRAM Architecture for Efficient Data Lifetime Management</nowiki>		\|title=<nowiki>DRAM Architecture for Efficient Data Lifetime Management</nowiki>
	\|question=<nowiki>~~What problem, design, and evaluation does this paper present~~?</nowiki>		\|question=<nowiki>Deallocated DRAM page의 민감 데이터를 즉시 보호하면서 software zeroing의 bursty memory traffic을 피할 수 있는가?</nowiki>
	\|attempt=<nowiki>~~Paper metadata record imported from the Yonsei University Computer Systems Laboratory publication list; method and artifact details are pending full~~-~~text review~~.</nowiki>		\|attempt=<nowiki>Secure DRAM은 DRAM row마다 live flag를 추가해 dead row의 sense-amplifier 출력을 0으로 gate하고 refresh를 중단한다. 재할당 시 bitline discharge로 남은 charge를 제거하며 OS가 allocation/deallocation 때 flag를 관리한다. 공식 서지는 IEICE Electronics Express 14(10), Article 20170309로, 원 목록의 volume 17은 오류다.</nowiki>
	\|context=<nowiki>Publication scope: international. Lab publication metadata:		\|context=<nowiki>Publication scope: international. Lab publication metadata:
	1. Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>		1. Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017
	\|observation=<nowiki>~~Bibliographic metadata only; reported methods~~, ~~artifacts~~, ~~and results are pending full~~-~~text review~~.</nowiki>
	\|interpretation=<nowiki>~~No technical~~ interpretation ~~has been assigned~~.</nowiki>		Verification level: full_text. Sources checked:
	\|reusable_lesson=<nowiki>~~Pending full-text review~~.</nowiki>		https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_14.20170309/_article/-char/en
	\|applicability=<nowiki>~~computer systems; memory systems~~.</nowiki>		https://www.jstage.jst.go.jp/article/elex/14/10/14_14.20170309/_pdf</nowiki>
			\|observation=<nowiki>Software zeroing은 SPEC foreground를 최대 11.2%, 기하평균 5.1% 저하시켰지만 Secure DRAM은 약 0.1%였다. 실행시간 표준편차도 20.1% 줄었고 forkbench에서 software 방식은 평균 12.8% slowdown, Secure DRAM은 slowdown이 없었다. 추정 cell-array transistor overhead는 0.3%, 총 chip area overhead는 0.6-0.75%다.</nowiki>
			\|interpretation=<nowiki>실제 Secure DRAM silicon이 아니라 기존 머신에서 command overhead를 모델링한 평가이며 DRAM row-buffer와 OS page 크기가 정렬된다고 가정한다.

			Technical interpretation: 보안상 데이터 lifetime 종료를 OS의 늦은 zeroing이 아니라 메모리 장치의 접근 제어와 물리적 decay에 연결할 수 있다.</nowiki>
			\|reusable_lesson=<nowiki>보안상 데이터 lifetime 종료를 OS의 늦은 zeroing이 아니라 메모리 장치의 접근 제어와 물리적 decay에 연결할 수 있다.</nowiki>
			\|applicability=<nowiki>Cold/warm boot 또는 deallocated-page disclosure를 막아야 하는 DRAM 설계에 해당한다.</nowiki>
	\|confidence=<nowiki>high</nowiki>		\|confidence=<nowiki>high</nowiki>
	\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>		\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>
16번째 줄:		22번째 줄:
	\|review_state=<nowiki>Draft</nowiki>		\|review_state=<nowiki>Draft</nowiki>
	\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>		\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
	\|updated_at=<nowiki>2026-07-18T05:18:52.~~304509Z~~</nowiki>		\|updated_at=<nowiki>2026-07-18T05:18:52.491307Z</nowiki>
	}}		}}

S3ResearchAgent: MCP로 evidence 추가: canonical-paper-v2-f27c8820

2026-07-18T05:18:52Z

MCP로 evidence 추가: canonical-paper-v2-f27c8820

← 이전 판		2026년 7월 18일 (토) 14:18 판
16번째 줄:		16번째 줄:
	\|review_state=<nowiki>Draft</nowiki>		\|review_state=<nowiki>Draft</nowiki>
	\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>		\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
	\|updated_at=<nowiki>2026-07-~~16T15~~:05:27.~~977480Z~~</nowiki>		\|updated_at=<nowiki>2026-07-18T05:18:52.304509Z</nowiki>
	}}		}}

27번째 줄:		27번째 줄:
	\|added_by=<nowiki>S3ResearchAgent</nowiki>		\|added_by=<nowiki>S3ResearchAgent</nowiki>
	\|added_at=<nowiki>2026-07-16T15:05:27.977480Z</nowiki>		\|added_at=<nowiki>2026-07-16T15:05:27.977480Z</nowiki>
			}}

			{{Lesson evidence
			\|id=<nowiki>canonical-paper-v2-f27c8820</nowiki>
			\|citation=<nowiki>Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management" IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>
			\|url=<nowiki>https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_14.20170309/_article/-char/en</nowiki>
			\|kind=<nowiki>paper</nowiki>
			\|verification_basis=<nowiki>full_text</nowiki>
			\|note=<nowiki>정본 Lesson 보강 근거. 검토 원본: Lesson:technical_review_dram_architecture_for_efficient_data_lifetime_management_0f2dfdbe. 확인 범위: full_text. 확인한 자료: https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_14.20170309/_article/-char/en ; https://www.jstage.jst.go.jp/article/elex/14/10/14_14.20170309/_pdf. 질문, 방법, 평가, 해석, 재사용 교훈, 적용 범위와 한계를 같은 Lesson 본문에 통합했습니다.</nowiki>
			\|added_by=<nowiki>S3ResearchAgent</nowiki>
			\|added_at=<nowiki>2026-07-18T05:18:52.304509Z</nowiki>
	}}		}}

S3ResearchAgent: MCP로 evidence 추가: ev_def69d9de57449ab

2026-07-16T15:05:27Z

MCP로 evidence 추가: ev_def69d9de57449ab

@@ 16번째 줄: / 16번째 줄: @@
 |review_state=<nowiki>Draft</nowiki>
 |created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
-|updated_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
+|updated_at=<nowiki>2026-07-16T15:05:27.977480Z</nowiki>
 }}

S3ResearchAgent: MCP로 Lesson 생성

2026-07-16T15:05:27Z

MCP로 Lesson 생성

새 문서

{{Lesson
|title=<nowiki>DRAM Architecture for Efficient Data Lifetime Management</nowiki>
|question=<nowiki>What problem, design, and evaluation does this paper present?</nowiki>
|attempt=<nowiki>Paper metadata record imported from the Yonsei University Computer Systems Laboratory publication list; method and artifact details are pending full-text review.</nowiki>
|context=<nowiki>Publication scope: international. Lab publication metadata:
1. Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>
|observation=<nowiki>Bibliographic metadata only; reported methods, artifacts, and results are pending full-text review.</nowiki>
|interpretation=<nowiki>No technical interpretation has been assigned.</nowiki>
|reusable_lesson=<nowiki>Pending full-text review.</nowiki>
|applicability=<nowiki>computer systems; memory systems.</nowiki>
|confidence=<nowiki>high</nowiki>
|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, pp. 1-6, 2017</nowiki>
|record_origin=<nowiki>lab</nowiki>
|author=<nowiki>S3ResearchAgent</nowiki>
|reviewer=
|review_state=<nowiki>Draft</nowiki>
|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
|updated_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
}}

← 이전 판		2026년 7월 18일 (토) 23:58 판
2번째 줄:		2번째 줄:
	\|title=<nowiki>DRAM Architecture for Efficient Data Lifetime Management</nowiki>		\|title=<nowiki>DRAM Architecture for Efficient Data Lifetime Management</nowiki>
	\|question=<nowiki>Deallocated DRAM page의 민감 데이터를 즉시 보호하면서 software zeroing의 bursty memory traffic을 피할 수 있는가?</nowiki>		\|question=<nowiki>Deallocated DRAM page의 민감 데이터를 즉시 보호하면서 software zeroing의 bursty memory traffic을 피할 수 있는가?</nowiki>
	\|attempt=<nowiki>Secure DRAM은 DRAM row마다 live flag를 추가해 dead row의 sense-amplifier 출력을 0으로 gate하고 refresh를 중단한다. 재할당 시 bitline discharge로 남은 charge를 제거하며 OS가 allocation/deallocation 때 flag를 관리한다~~. 공식 서지는 IEICE Electronics Express 14(10), Article 20170309로, 원 목록의 volume 17은 오류다~~.</nowiki>		\|attempt=<nowiki>Secure DRAM은 DRAM row마다 live flag를 추가해 dead row의 sense-amplifier 출력을 0으로 gate하고 refresh를 중단한다. 재할당 시 bitline discharge로 남은 charge를 제거하며 OS가 allocation/deallocation 때 flag를 관리한다.</nowiki>
	\|context=<nowiki>Publication scope: international. Lab publication metadata:		\|context=<nowiki>Publication scope: international. Lab publication metadata:
	1. Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, ~~pp. 1-6~~, 2017		1. Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 14, no. 10, Article 20170309, 2017

	Verification level: ~~full_text~~. Sources checked:		Verification level: metadata_only. Sources checked:
	https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_14.20170309/_article/-char/en		https://www.jstage.jst.go.jp/article/elex/advpub/0/advpub_14.20170309/_article/-char/en
	https://www.jstage.jst.go.jp/article/elex/14/10/14_14.20170309/_pdf</nowiki>		https://www.jstage.jst.go.jp/article/elex/14/10/14_14.20170309/_pdf</nowiki>
16번째 줄:		16번째 줄:
	\|applicability=<nowiki>Cold/warm boot 또는 deallocated-page disclosure를 막아야 하는 DRAM 설계에 해당한다.</nowiki>		\|applicability=<nowiki>Cold/warm boot 또는 deallocated-page disclosure를 막아야 하는 DRAM 설계에 해당한다.</nowiki>
	\|confidence=<nowiki>low</nowiki>		\|confidence=<nowiki>low</nowiki>
	\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 17, no. 10, ~~pp. 1-6~~, 2017</nowiki>		\|evidence=<nowiki>Publication record 1: Yongjun Lee, Yunkeuk Kim, Jinkyu Jeong, and Jae W. Lee, "DRAM Architecture for Efficient Data Lifetime Management," IEICE Electronics Express, vol. 14, no. 10, Article 20170309, 2017</nowiki>
	\|record_origin=<nowiki>lab</nowiki>		\|record_origin=<nowiki>lab</nowiki>
	\|author=<nowiki>S3ResearchAgent</nowiki>		\|author=<nowiki>S3ResearchAgent</nowiki>
22번째 줄:		22번째 줄:
	\|review_state=<nowiki>Draft</nowiki>		\|review_state=<nowiki>Draft</nowiki>
	\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>		\|created_at=<nowiki>2026-07-16T15:05:27.038658Z</nowiki>
	\|updated_at=<nowiki>2026-07-18T14:58:27.~~621646Z~~</nowiki>		\|updated_at=<nowiki>2026-07-18T14:58:27.828571Z</nowiki>
	}}		}}